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Channel to faster logic
Silicon and III-V compound semiconductors
generally don’t mix and today’s basic CMOS
logic devices choose to use less expensive
silicon. A new research effort aims at devices
that use higher mobility III-V channels to
meet future expectations for progress.
Research that could lead to compound semi-
conductor technology becoming the heart 
of future logic devices has begun in the 
USA under the Semiconductor Research
Corporation (SRC) university research consor-
tium.The Non-Classical CMOS Research Center
has more than $7 million of funding spread
across three years and will involve researchers
from five US universities.The resulting devices
are expected to benefit communications,
computing, gaming, automotive and consumer
electronics, and a wide range of other 
applications.
While some believe that silicon can be
stretched to meet industry targets for logic per-
formance by using new transistor structures,
others see new opportunities in using III-V
compound semiconductor materials, particular-
ly for the transistor channel (Figure 1). Since
the 1960s, the silicon semiconductor industry
has met a series of exponential targets for
improved device performance and density
(both approximately ×2 every 1–2 years), com-
monly referred to as “Moore’s Law” (Figure 2),
after the Intel co-founder who pointed out the
phenomenon in 1965.[1]
“While all good things must come to an end,
we plan for the Non-Classical CMOS Research
Center to ensure that Moore’s Law will be 
alive and well for several more generations,”
said Dr. Jim Hutchby, director of Device
Sciences for the Global Research Collaboration
(GRC), a unit of the SRC responsible for 
narrowing future CMOS options.“And when
the day comes that Moore’s Law for classical
silicon CMOS is no longer a viable solution,
we’ll have developed a new set of materials
and devices for improvements to speed and
power of the historically successful CMOS
technology.”
The non-classical CMOS research plans to boost
device speeds and lower power dissipation.A
significant impact on chip manufacturing could
come as early as 2012–2014, while the industry
target, as expressed in the International
Technology Roadmap for Semiconductors
(ITRS),[2] only calls for alternative materials to
be available to address semiconductor produc-
tion at the 22nm level, scheduled around
2016–2019.
In the latest, 2005 edition, the ITRS comments:
“Toward the end of the Roadmap timeframe,
devices will increasingly be operated in the
quasi-ballistic mode, where the current gain
will be enhanced by parameters different 
from those currently known. Eventually, carbon
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Figure 1. Comparison of cur-
rent CMOS field-effect tran-
sistor with possible future
structure. The current model
uses a polysilicon gate with
SiO2 dielectric on top of a
possibly strained channel (Si
or SiGe) for higher mobility
(µ). The future device may
need metal for two or more
gates, metal source and
drain, high-κ dielectric, and
a high-µ channel construct-
ed from III-V materials.
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nanotubes, nanowires, and other high transport
channel materials (e.g., germanium, III-V thin
channels on silicon) may be needed.” One
should also remember that nanowires are also
often built of III-V materials. Further, channel
speeds have already been boosted over that of
bulk silicon by introducing strain through the
use of germanium, resulting in SiGe IV-IV com-
pound material channels.
The SRC is hoping for improvements on the
scale seen in RF applications – in less than 
ten years satellite dishes have shrunk from
1.5m to around 0.5m, while reception quality
has doubled on the back of preamps based on
indium gallium arsenide technology. Intel has
already published research with the UK-based
Qinetiq technology development company on
using indium antimonide (InSb) for enhance-
ment- and depletion-mode logic transistors in
quantum well structures.[3] Among the key
properties of InSb is a mobility of 30 000
cm2V–1s–1 compared with 600 cm2V–1s–1
in Si.This research is aiming at the period
beyond 2015.
The Japanese company NEC is sceptical and
has expressed the view that it can extend bulk
silicon CMOS to meet the targets for 2020
using raised source-drain extensions and new
techniques to control and self-align the exten-
sions to the transistor structure.This company
further claims that fancy (i.e. expensive) dou-
ble gate structures or special substrates will
not be needed.[4]
The University of California at Santa Barbara
(UCSB) will lead the Non-Classical CMOS
Research Center. Other researchers will 
come from Stanford, UC-San Diego, University
of Massachusetts at Amherst and the 
University of Minnesota.The $7 million funding
will be provided through the SRC, on behalf 
of its member companies, and from matches 
by the universities during an initial three-
year program.Two more years of additional
funding will be possible as options to bring 
the total award to five years.The SRC’s 
23 industry contributors include AMD,
Freescale Semiconductor, Hewlett-Packard,
IBM, Intel, Novellus Systems, and Texas
Instruments.
“We expect that a new class of compound
semiconductors can provide better peak veloci-
ties and lower voltages and allow the industry
to supplement silicon’s critical paths for speed
and power,” said UCSB Professor Mark Rodwell,
the new centre’s director.
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Figure 2. One example of
Moore’s Law. Adapted from
presentation by Gordon
Moore, “No exponential is
forever”, International Solid
State Circuits Conference
(ISSCC), 2003.
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